

Front-End Data Acquisition and Signal Processing for the ADAPT Telescope of the ADAPT Telescope


High-Throughput, Low-Latency FPGA-Based Preprocessing to Enable Multi-Messenger Transient Observations





msudvarg@wustl.edu

Marion Sudvarg, Izabella Pastrana, Richard Bose, Blake Bal, Roger Chamberlain, and James Buckley for the APT Collaboration




ADAPT [3]


1.1M m³ zeropressure balloon

The Antarctic Demonstrator for APT (ADAPT)

0.45m x 0.45m cross-sectional area partially covered at top with a layer of Silicon Strip Detectors (SSD)

Anti-Coincidence Detector encloses top and sides ICC 1 (x)





4 layers of scintillating fiber tracker (hodoscope)


4-layer tail counter calorimeters WLS and tracker fiber SiPMs shaped by SMART preamplifier ASIC [10]

Edge detector SiPMs on ICC and tail counters passively combined into lowand high-gain preamplifier stages

SMART ASIC and preamplifiers read out by waveform digitizer ASICs

13x ADAPT Data Acquisition Motherboard

Waveform digitizer ASIC + FPGA-based readout and preprocessing + SMART ASIC control + Triggering



SFP module with RJ45 PHY (1 GbE)

ICC 1 (y)

ICC 2 (y)

ICC 3 (y)

LEMO Debug Points

(e.g., for external trigger in lab tests)

To Trigger Board



Slots for 6 ASIC mezzanine boards, either:

HDSoC

ALPHA

Daughter Card

Slots for 3 FPGA SoMs

- Trenz TE0741 module
- AMD/Xilinx Kintex-7 325T FPGA

CT5TEA Trigger ASIC [11]

- 16 channels
- DAC supplies per-channel tunable pedestal voltage
- 4x 4-channel analog sum fed to tunable comparator for trigger logic
- 16-channel analog sum trigger logic

HDSoC ASIC

- 32-channel waveform digitizer ASIC
- Made by Nalu Scientific

Daughter Card

- 1 Gsps or 250 Msps sampling • 1984-sample analog memory depth
- See Aera Jung's poster, "Evaluation of HDSoC ASIC"

ALPHA ASIC

- 16-channel waveform digitizer ASIC [12]
- Made by Gary Varner Lab at University of Hawai'i
- Based on Gary Varner's TARGET family ASIC design • 100 or 250Msps Gsps or 250Msps sampling

• 2-bank, 256-sample analog memory depth

FPGA Data Processing and Reduction [13,14]

Motivation


ADAPT's 13 motherboards support ~20Gbps sustained readout

FPGAs process and reduce data for efficient back-end data storage and real-time Compton reconstruction and localization

HLS

Individual preprocessing algorithms are developed using high-level synthesis (HLS), allowing expression using high-level languages (e.g., C/C++) instead of traditional hardware description languages (HDL) such as VHDL or Verilog, while supporting integration into the larger system architecture based on those languages.

With proper architecture and pragma selection, these provide high performance while providing benefits in ease of prototyping and deployment.




Vector operations and dataflow pipeline architecture allow efficient streaming with high throughput

Packet Handling

- Read and deserialize digital packets from ASIC
- Push 16-channel vectorized data and preprocessing parameters into FIFO (hls::stream) for next stage

Pedestal Subtraction

- Subtract CT5TEA DAC voltage and capacitive
- charge pedestal from digitized samples
- Requires logical (w.r.t. trigger) to physical (w.r.t. analog memory) address translation



Photon Counting

3 options

- 1. Waveform Integration
- Integrate a portion of the captured waveform · Can efficiently integrate over multiple portions of
- waveform:
- Prefix sum
- Parallel circuits with loop unrolling #pragma HLS UNROLL factor=num_integral
- Divide by area of single-PE impulse response For sparse PE signals in WLS fibers at Compton
- regime, integral captures a large amount of noise
- 2. Threshold-Based Analysis
- Count PE impulses based on samples above threshold
- Does not capture noise in signal-less regions
- Tuning thresholds is difficult
- Requires multiple thresholds to capture pileup,
- impulse split across samples, etc.

3. Hybrid Approach

- Use single threshold to identify likely PE
- Integrate in configurable window around any samples exceeding threshold
- Less tuning required
- Scales well to higher energy regimes

Zero-Suppression

• Integrals or PE counts under a configurable threshold treated as noise, set to 0.

Merge

- Loops over 16-channel vectorized PE values from upstream ASIC streams
- Produces single 80-channel vector for downstream processing

Aurora Link

- Data sent from X and Y FPGAs to Z FPGA for final aggregation and communication to PC via GbE
- Uses AMD/Xilinx Aurora protocol LogiCORE IP

Island Detection and Centroiding

- Determines position and intensity of each particle interaction within the detector
- Performs single scan over 80-channel array
- Track whether currently in an "island" of adjacent non-zero channels Registers track island's starting channel index,
- width, total intensity Multiply-accumulate circuit computes intensity-
- weighted position
- Divide at end to get interaction position

Performance Results

Achievable Throughput

- Events are individual gamma-ray detections
- Pipeline performance is governed by slowest stage Currently bottlenecked by digitizer ASIC serial outputs

Module	Throughput
Ped Subtract	383 000 events/s
Photon Counting (Integral)	369 000 events/s
Photon Counting (Threshold)	381 000 events/s
Photon Counting (Hybrid)	64 000 events/s
Zero Suppress	4 350 000 events/s

Resource Usage

• Counts:16 channels, Percentage: 80 channels

Island + Centroiding

•	J	
Module	LUTs	FFs
Packet Handling (5x)	8 820 (22%)	751 (0.9%)
Ped Subtract (5x)	785 (1.9%)	558 (0.7%)
Photon Counting: Hybrid (5x)	4 813 (12%)	3 671 (4.5%)
Zero Suppress (5x)	9 263 (23%)	2 115 (2.6%)
Island + Centroiding (1x)	36 671 (18%)	46 483 (11%)

References


[1] Buckley et al. "The Advanced Particle-astrophysics Telescope (APT) Project Status." ICRC 2021. [2] Chen et al. "The Advanced Particle-astrophysics Telescope: Simulation of the Instrument Performance for Gamma-Ray Detection." ICRC 2021

[3] Chen et al. "Simulation of the instrument performance of the Antarctic Demonstrator for the Advanced Particle-astrophysics Telescope in the presence of the MeV [4] Sudvarg et al. "A Fast GRB Source Localization Pipeline for the Advanced Particle-astrophysics Telescope." ICRC 2021.

[5] Wheelock et al. "Supporting multi-messenger astrophysics with fast gamma-ray burst localization." UrgentHPC 2021 [6] Htet et al. "Prompt and Accurate GRB Source Localization Aboard the Advanced Particle Astrophysics Telescope (APT) and its Antarctic Demonstrator (ADAPT)." ICRC 202 [7] Sudvarg et al. "Parameterized Workload Adaptation for Fork-Join Tasks with Dynamic Workloads and Deadlines." RTCSA 2023.

[8] Htet et al. "Localization of Gamma-ray Bursts in a Balloon-Borne Telescope." EPSOUQ 2023. [9] Htet et al. "Performance Modeling and Improvements on the GRB Source Localization Streaming Pipeline Aboard the Antarctic Demonstrator for the Advanced Particle-Astrophysics Telescope (ADAPT)." ICRC 2025. [10] Aramo et al. "A SiPM multichannel ASIC for high Resolution Cherenkov Telescopes (SMART) developed for the pSCT camera telescope."

[12] Bechtol et al. "TARGET: A multi-channel digitizer chip for very-high-energy gamma-ray telescopes." Astroparticle Physics, Vol 36, Issue 1, Aug. 2012. [13] Sudvarg et al. "HLS Taking Flight: Toward Using High-Level Synthesis Techniques in a Space-Borne Instrument." Computing Frontiers 2024. [14] Sudvarg et al. "FPGA-Based Data Processing using High-Level Synthesis on the Antarctic Demonstrator for the Advanced Particle-astrophysics Telescope (ADAPT)." ICR



446 000 events/s



